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I. INTRODUCTION With the advancement in digital techniques the ease of processing, storage and-almost noise free transmission of digital multimedia signals over the general purpose channel are now easier; at the same time a class of problems have been emerged to maintain authenticity, integrity and security in digital data transmission 111. Data encryption and data hiding are the two different techniques that are now being used widely to serve this security purpose. Data encryption or cryptographic techniques offer security by preventing an eavesdropper from accessing the original media. On the other hand, in data hiding scheme, security is provided through an imperceptible embedding of auxiliary message into the digital multimedia signal and the access of the original data is not protected.
In all practical data hiding methods the original image (data)
is inevitably distorted by some small amount of embedding noise that can not be removed completely due to quantization, bit-replacement or truncation at the gray scales 0 and 255 [2] .
Although the distortion is often quite small, it may not be acceptable for medical imagery (for legal reasons)or for military images inspected under unusual visual conditions (after extreme zoom)[31. In this paper we propose an algorithm that is different from both data hiding and encryption principles in the sense that it neither embeds any data in the original media equivalent image called as modulated signal is generated using spatial bi-phase modulation scheme. The modulated signal is transmitted either through a secured channel or through a noisy channel subject to a distortion constraint. Message is extracted at the receiver from this modulated signal using the cover image (carrier) or its noisy version (drift in carrier).
A. Trunsmitrer operation
The 2-D pixel values of the cover image is converted to an I-D signal. The channel for message encoding is formed from the MSB plane of the pixel values (string 1). The gray scale message signal is first mapped to a 1-D signal and converted into a binary string. An extended binary string (string 2) is formed by incorporating variable redundancy (repeating each bit by suitable odd number of times) onto the different bit planes of the message. Higher redundancy is assigned to the higher bit plane since they contain visually significant data and less or no redundancy for lower order bit planes that contribute more subtle details in the image (61. Strings 1 and 2 itre partitioned into sub strings having equal and fixed number of digits or symbol. If there occurs mom than 50% positional match of the symbols in the two respective sub strings, 8 bit 1 is assigned for the sub string otherwise a bit 0. Bit 1 indicates in-phase condition of two sub strings while out of phase condition is represented by bit 0. Assigning a binary digit, corresponding to each substring of particular number of symbols, is called here as-spatial bi-phase modulation technique. The process converts;a gray scale mcssage into a binary equivalent modulated signal. To quantify the merits of the combined effect of channel coding and spatial bi-phase modulation, a new string (string 3) is formed by keeping each sub string of swing 2 unchanged or complemented bitwise I based on the bit value 1 or 0 of the newly obtained binary string. The number of position& mismatch in the symbols between the strings 1 and 3 are counted and are divided by the total number of symbols in the string in order to calculate the probability of error denoted by p(e). If a sub string consists of 1 (an odd number) of symbols and the string consists of total k number of such sub strings, P(e) that denotes the probability of making wrong decision for all the sub strings can be expressed as folfows:
where R = (1 + 1)/2. All k number sub strings are assumed to be indewndent among each other. Lower value of P(e) indicates low message encoding loss and the value is related with the length of the sub suing 1 which is again related with the size of binary message.
B. Receiver oprmtiun
The 2-D pixel values of the cover image or its noisy versions aie converted to 1-D string. The MSB plane of this 1-D signal is picked up and padtioned into substrings of fixed and q u a l number of symbols; Each substring either remains unchanged or complemented based on the value of the received bit 1 or 0 respectively that represents the particular sub string.
Each substring obtained after such operation is partitioned into sub substrings (smaller substrings) based on the degree of redundancies incorporated on the different message bits. Binary detection is then applied for each sub substring based on the majority decision rule i.e. if more than 50% symbols of a sub substring are 1, decision for decoding is 1 otherwise 0-m binary digits of all the sub substrings of a substring are then converted to the pixel values for the decoded message.
The similar decoding process-is applied for other sub strings and the message decoding is thus completed.
111.
VLsI ARCHITECTURE There are two main sub-block, one is lhe transmitter and the other one is the receiver.
A. Transmitter Architecture
The VLSI architecture of the transmitter for the proposed algorithm is shown in Fig. 1 counter is fed into an encoder. For a string of 16 bits,,if the simitarity comparator output is 1 in 9 bit positions or more, then the counter value will be upgraded by the same amount. The counter is reset after every 16 bit string. The counter value is fed to an encoder block. The encoder is designed so that if its input value is nine or more, it will give at its output 1, otherwise 0. This encoder output is final modulated output from the transmitter. Fig. 2 shows the detailed combinational logic for the majority encoder block. Here the output from the PIS0 (Parallel-inserial-out) shift register is used as the clock enable signal for the 4 bit counter. Thus whenever the output from the PIS0 shift register is 1, the output of the counter is incremented by 1 value. In order to distinguish between two substrings of length 16 bits a Clr terminal is used for the counter to reset it after 16 starts counting from zero the enable2 line remains high for 1 clock cycle only and the data channel is now t r a n s f e d to SIPO-2. One set of data (of size 16 bits) is read from the data file through one SIPO shift register, the previous set of data can be obtained from another SIPO shift register and it leads to faster operation.
E. Receiver Architecture
The VLSI architecture of the receiver for tho .proposed algorithm is shown in Fig. 4 . In the receiver unit the main sub-blocks are (i) control unit, (ii) SIPO-1 and SIPO-2, (iii) controlled complementer, and (iv) redundancy remover. the 'transmitter. The controlled complementer block consists of sixteen 2:l multiplexer and sixteen inverters to generate sixteen image bits. The design of the controlled complementer circuit is shown in Fig. 5 .
The function of the multipiexer is to select any one out of two available input (let A and B) at a time and send this to the output. Tho 2-input AND gates (let G1 and G2) and one 2-input OR gate ((33) perform the function. A is connected to the input terminal of G1 and B is connected to the input terminal of G2. One select signal S is connected to the second input terminal of G2 directly and in inverted manner to the second input terminal of G1. The output terminals of G1 and G2 are connected to the two input terminals of G3. When S d , G1 yields A and G2 yields 0 due to-basic AND operation. G3 will produce A at the circuit output due to basic OR operation. By similar logic, when S=l circuit output is B.
The controlled complementer circuit receives 16 data bits D[15:01 in parallel and coded bit Tout as inputs. 16 data bits DO ..... D15 are connected in parallel to the first input terminal of the 16 multiplexers. Tour is connected to the select terminal of the muxs. Second input terminal of each mux receives the inverted logic level of the first input. Each mux is designed in such a manner that when select input is 1 the first input will be selected, otherwise the second input will be selected. When Tout=l it implies that data and images bits are the same, otherwise,opposite to one another. The logic reveals that when Toukl data bit appears at the output of the circuit as the image bit. Thus 16 image bits F[15:0] are obtained from 16 multiplexers.
The output from the controlled complementer is fed to the redundancy remover unit. The 16-bit substring is divided into 4 parts of 9 bits, 5 bits and two lower bits. There are two 4 bit counter, one for removing redundancy from 9 bits and the other one from the next 5 bit. The string of 9 bits is fed to a counter to enable its clock and' if the counter value i s 5 or more, it is further encoded to give an output I, otherwise 0, Similarly, redundancy is removed from the bit string of five bits. Thus each substring of 16 bit is converted to a 4 bit after redundancy removal. By converting each 16 bit substring to 4 bit string, the image is decoded.
Iv. RESULTS AND DISCUSSION
The message signal is a gray scale image of size (64 x 64), 4 bidpixel and.the cover image (carrier) is also a gray-scale image of size Control unit, SUO-1 and SIPO-2 work in same fashion as in 'also found that decoded message is well recognized even where i, j represent the index of the symbols. Fig. 6(a) , 6(b) and 6(c) represent the cover image Fishing
Boat [SI, the message and the extracted message respectively entropy of the message, shown in Fig. 6(b) , is 0.867 while the I ( X ; U ) value for the decoded message, shown in Fig. 6(c Table II. I .
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V. CONCLUSIONS
An algorithm for covert image-in-image communication and its VLSI realization using FPGA is proposed in the paper. Faithful decoding of a message is possible provided an auxiliary message is available at the receiver end by transmitting either through a sedured channel or through a channel subject to 30% noise impairment to the auxiliary message. The algorithm can be applied to unchangeable image, multi-owner host image sharing, medical imagery, low power verification systems, military images inspected under unusual visual conditions etc, Algorithm requires few simple computations and VLSI implementation using FPGA allows it application for real time multimedia data transmission. Current work is going on to develop the dedicated digital system using this PPGA chip.
